

•••

Heracles

Highlights


Signal integrity sign-off becomes critical for high speed PCB designs. Traditionally 3D EM solver is expensive to run such a simulation, especially scan the board to identify any violation for the sign-off purpose.

- Heracles enables SI engineers to scan the via pin field and breakout region under connectors or BGA packages for impedance and crosstalk violation with its novel fullwave solver technology which has the same accuracy as the traditional 3D solver but an order of magnitude faster.
- 3 Crosstalk metrics such as frequency domain integrated crosstalk noise (ICN) or time domain waveform TDT are derived from the S-parameter to quantify crosstalk.
- Heracles's Impedance Scan flow can quickly check geometry and electrical design rules, which can improve working efficiency.

Automated High-Speed PCB Design SI Sign-Off


What can Heracles do?

• Heracles enables SI engineers to scan the via pin field and breakout region under connectors or BGA packages for impedance and crosstalk violation with its novel full-wave solver technology which has the same accuracy as the traditional 3D solver but an order of magnitude faster.




Crosstalk Scan

 The Crosstalk scan can automatically extract selected nets in the via pin field and breakout region under connector or BGA package base on user configuration of the high speed interface definition.




Quick Issue Identification

 The crosstalk metrics such as ICN/TDT allow quick assessment of the crosstalk by simply comparing. It also maps to the Layout and ViaExpert with different colors to allow quick location identification.




EM solvers and Crosstalk Metrics

- Three solvers are available in Crosstalk Scan flow: FEM3D, Hybird Solver and Pure Via Solver .To get controllable accuracy and speed, Pure Via Solver is recommended in Crosstalk Scan flow and Hybird solver is applied in Impedance Scan flow.
- Frequency domain integrated crosstalk noise (ICN) or time domain waveformTDT can be used to quantify crosstalk, NEXT and FEXT.



Crosstalk Scan Flow


- The crosstalk scan first starts with the signal net scanning based on the user configuration of the high speed interface definition.
- The selected nets in the via pin filed and breakout region under connector or BGA package are automatically extracted without user intervention.
- The resultant crosstalk level for the selected nets is show n in either table or plot format.





Impedance Scan Flow

- Heracles's Impedance Scan flow can quickly check geometry and electrical design rules, which can quickly finds any outlier(s) if there is any.
- Support map to Cadence layout and Xpeedic 3D model (ViaExpert) to allow quick location identification.



DRC+

- Geometry Check (DRC+) can perform additional checks on top of Cadence Allegro.
- Standard pad-stack, back drill, ground coverage, trace necking, nearest ground via, pow er plane, specified net(s) can be checked in a blink.
- Support to identify the violation in Cadence Allegro and generate report.

C 10 *	1/Pandes Hidrock Units			☐ 3) Ground Coverage	I Check		
n a Li koli D POLA D 1964	2)Terdiaccilicae: He testados (CD pr. 00 mis _hibercitak hostofia, 700 mi				netry Check, 304 found.		
0.00	🗆 3) Excel Conceptions		an ar		Hin Nock Widtly 7	mils Max Residual Stub: 35 m	nis Nie:5 mi
C EX	 4)TraveBask-spCess 	National Market	(8), sh		Velation Type	Net	Lajer
C NO11	_				1 Ground Coverage	PE3 C1 P0 TX T0 SW2 P0 RX D	NCTETCH/T22
0.90	SiteentEnuddathers	Signal Versolution Contactor of			2 Ground Coverage	PE3 C1 P0 TX T0 SW2 P0 RX DI	
10/2		Li Hoseivia 🔹 🤟	1007 mb		3 Ground Coverage		N-CETOH/T22
× 00				r 🔨 🖉	4 Ground Coverage	PE3_C1_P0_TX_T0_SW2_P0_RX_D	No ETCH/T22
< <u> </u>		Vala Vie C 1170 Vala Jaco C 1700 ath		5 Ground Coverage	PE3 C1 P0 TX T0 SW2 P0 RX D	N-SETCH/T22	
		erc on m	1.1	6 Ground Covenage	PE3_C1_P0_TX_T0_SW2_P0_RX_DI	No ETCH/T22	
				7 Ground Covenage	PE3 C1 P0 TX T0 SW2 P0 RX D	N-CETCH/T22	
				8 Ground Coverage	PE3.01_P0.1X.10_SW2_P0.RX.0	PctETOH/T22	
	Trine table 0 est	ANNO.001 Later			9 Ground Coverage	PE3 C1 P0 TX T0 SW2 P0 RX D	PUTETCH/T24
	Trentine all Isenies	a line line		13 Ground Coverage	PE3_C1_P0_TX_T0_SW2_P0_RX_D	PCTETCH/T24	
		1.	4. [104] 15		4		
	🗆 819 sekorð a Disk						
	🗌 9)I qolar or Oeck				Report	1	
						-	
Houly Soar Note	PAFERO Care	4	Elat Onch.				



Xpeedic Technology is a leading provider of EDA software, IP, and design service which enables semiconductor and system companies to shorten design cycle, reduce time-to-market and deliver better products. For more information, please visit www.xpeedic.com