



Heracles

Automated High-Speed PCB Design SI Sign-Off


Highlights

- 1 Signal integrity sign-off becomes critical for high speed PCB designs. Traditionally 3D EM solver is expensive to run such a simulation, especially scan the board to identify any violation for the sign-off purpose.
- 2 Heracles enables SI engineers to scan the via pin field and breakout region under connectors or BGA packages for impedance and crosstalk violation with its novel full-wave solver technology which has the same accuracy as the traditional 3D solver but an order of magnitude faster.
- 3 Crosstalk metrics such as frequency domain integrated crosstalk noise (ICN) or time domain waveform TDT are derived from the S-parameter to quantify crosstalk.
- 4 Heracles's Impedance Scan flow can quickly check geometry and electrical design rules, which can improve working efficiency.

What can Heracles do?

- Heracles enables SI engineers to scan the via pin field and breakout region under connectors or BGA packages for impedance and crosstalk violation with its novel full-wave solver technology which has the same accuracy as the traditional 3D solver but an order of magnitude faster.

High Speed Connector DRAM Controller




ICN/TDT

Crosstalk Scan


Impedance Scan

DRC+




Crosstalk Scan

- The Crosstalk scan can automatically extract selected nets in the via pin field and breakout region under connector or BGA package base on user configuration of the high speed interface definition.



Quick Issue Identification


- The crosstalk metrics such as ICN/TDT allow quick assessment of the crosstalk by simply comparing. It also maps to the **Layout** and **ViaExpert** with different colors to allow quick location identification.



PE3_GPU3_TX_TO_SW2_P2_RX0		0.33%
PE3_GPU3_TX_TO_SW2_P2_RX1	0.50%	
PE3_GPU3_TX_TO_SW2_P2_RX2	0.47%	0.47%
PE3_GPU3_TX_TO_SW2_P2_RX3	0.02%	0.01%
PE3_GPU3_TX_TO_SW2_P2_RX4		


EM solvers and Crosstalk Metrics

- Three solvers are available in Crosstalk Scan flow : FEM3D, Hybrid Solver and Pure Via Solver .To get controllable accuracy and speed, Pure Via Solver is recommended in Crosstalk Scan flow and Hybrid solver is applied in Impedance Scan flow .
- Frequency domain integrated crosstalk noise (ICN) or time domain waveform TDT can be used to quantify crosstalk, NEXT and FEXT.



Crosstalk Scan Flow

- The crosstalk scan first starts with the signal net scanning based on the user configuration of the high speed interface definition.
- The selected nets in the via pin filed and breakout region under connector or BGA package are automatically extracted without user intervention.
- The resultant crosstalk level for the selected nets is shown in either table or plot format.



Reference Name	XTK Matrix(M x N)	Pass Num	Warning Num	Alert Num	Pass Fail
1	J1	24068 X 48	0	0	Pass
2	J11	39208 X 84	0	12	Failed
3	J12	34406 X 66	0	12	Failed
4	J13	22432 X 32	0	18	Failed
5	J14	34408 X 66	0	6	Failed
6	J1	79476 X 76	0	0	Failed
7	J4	87206 X 86	0	0	Failed
8	J5	22432 X 32	0	0	Failed
9	P2_01	50248 X 48	0	72	Failed
10	P2_02	22432 X 32	0	24	Failed
11	P2_03	50248 X 48	0	72	Failed
12	P2_04	22432 X 32	0	24	Failed
13	P2_05	50248 X 48	0	72	Failed


Nets: 300
Time: 8min

Reference Name	XTK Matrix(M x N)	Pass Num	Warning Num	Alert Num	Pass Fail
1	P2_01	96488 X 88	0	32	Failed
2	P2_02	96488 X 88	0	32	Failed
3	P2_03	96488 X 88	0	32	Failed
4	P2_04	96488 X 88	0	32	Failed
5	P2_05	96488 X 88	0	32	Failed
6	P2_06	96488 X 88	0	32	Failed
7	P2_07	96488 X 88	0	32	Failed
8	P2_08	96488 X 88	0	32	Failed
9	U1_X1	88 X 8	0	0	Failed
10	U1_X2	88 X 8	0	0	Failed
11	U1_X3	88 X 8	0	0	Failed
12	U1_X4	88 X 8	0	0	Failed

Nets: 1040
Time: 60min

Impedance Scan Flow

- Heracles's Impedance Scan flow can quickly check geometry and electrical design rules, which can quickly find any outlier(s) if there is any.
- Support map to Cadence layout and Xpedic 3D model (ViaExpert) to allow quick location identification.



DRC+

- Geometry Check (DRC+) can perform additional checks on top of Cadence Allegro.
- Standard pad-stack, back drill, ground coverage, trace necking, nearest ground via, power plane, specified net(s) can be checked in a blink.
- Support to identify the violation in Cadence Allegro and generate report.

